<https://www.doulos.com/knowhow/verilog_designers_guide/synthesizing_latches/>